



V00D00-2 4440 REFERENCE DESIGN



This is an application example. BDFx Interactive, Inc., bears no responsibility for any errors in drawing these schematics: Copyright 1998 BDFx Interactive, Inc. Schematics are subject to change without notice.


BDFx INTERACTIVE, INC.
4435 FORTNAN DRIVE
SAN JOSE, CA 95134

Title	VOODOO2 4440 REFERENCE DESIGN		
Size	Document Number	610-0027-02	
Date	Wednesday, February 18, 1998	Sheet	1 of 10



This is an application example, 30fx Interactive, Inc., bears no responsibility for any errors in drawing these schematics. Copyright 1997 30fx Interactive, Inc. Schematics are subject to change without notice.

30fx INTERACTIVE, INC.	
4435 FORT RAIN DRIVE	
SAN JOSE, CA 95134	
Copyright 1997 30fx Interactive, Inc. All Rights Reserved	
Company Confidential. Do Not Duplicate	
Title: V000002 4440 REFERENCE DESIGN	
Size: A	Document Number: 610-0027-02
Date: Wednesday, February 18, 1998	Rev: 1.0
Sheet: 2	of: 10



STRAPPING RESISTORS FBI-2

SIGNAL

DESCRIPTION

FB_ADDR_A0	PD REQUIRED TO SUPPORT LEGACY SOFTWARE MEMORY SPEED BIT 0
FB_ADDR_A1	PU REQUIRED TO SUPPORT LEGACY SOFTWARE MEMORY SPEED BIT 1
FB_ADDR_A2	PD REQUIRED TO SUPPORT LEGACY SOFTWARE GE BOARD ID
FB_ADDR_A3	VGA SHARED MEMORY BOARD (PD=PASSSTHRU BOARD, PU= VGA SHARED MEMORY BOARD.)
FB_ADDR_A4	VGA_PASS PIN RESET VALUE
FB_ADDR_A5	HARDCODE PCI BASE ADDRES TO 0X10000000 (PD=NORMAL, PU=HARDCODE.)
FB_ADDR_A6	PCI CONFIG DEVICE TYPE (PD=DISPLAY, PU=MULTIMEDIA.)
FB_ADDR_A7	ENABLE PCI INTERRUPTS (PU=ENABLE), DEFAULT PD
FB_ADDR_A8	FAST PCI DEVICE (FAST DEVSEL TIMING, FAST BACK TO BACK CAPABLE, DEFAULT PU=FAST.)

FB_ADDR_B0	DISABLE PCI_STOP SIGNAL PIN FUNCTIONALITY (SETS DEFAULT STATE OF FBIINIT5[0].)
FB_ADDR_B1	DEVICE IS 66MHZ CAPABLE(PU) (SETS STATE OF PCI CONFIGURATION REGISTER STATUS[5].)
FB_ADDR_B2	DAC DATA OUTPUT PORT (PD=16 BIT, PU=24 BIT.)
FB_ADDR_B3	DEFAULT VALUE OF DAC_DATA[17]/GPIO_0/I2C_SCK WHEN POWERON FB_ADDR_B[2]=0, DEFAULT=PU
FB_ADDR_B4	DEFAULT VALUE OF DAC_DATA[18]/GPIO_1 WHEN POWERON FB_ADDR_B[2]=0
FB_ADDR_B5	BOARD ID, BIT 0, (4440 = 4), DEFAULT = PD
FB_ADDR_B6	BOARD ID, BIT 1 DEFAULT = PD
FB_ADDR_B7	BOARD ID, BIT 2 DEFAULT = PU
FB_ADDR_B8	BOARD ID, BIT 3 DEFAULT = PD

NOTE: THE EXACT MEMORY SPEED SHOULD BE DETERMINED BY VOLTAGE AND TEMPERATURE MARGIN TESTING YOUR DESIRED MEMORY MANUFACTURERS. THERE ARE DIFFERENCES IN OPERATING SPEED BETWEEN MANUFACTURERS AND SPEED GRADES. ALSO, ANY CHANGES TO THE REFERENCE BOARD ROUTE AND TERMINATION VALUES MAY IMPACT THE OPERATING SPEED.

FB_DATA_56	BOARD ID, BIT 4 DEFAULT = PD
FB_DATA_57	PCI DEVICE ID SELECT (PD= DEVICE 1, PU= DEVICE 2) DEFAULT = PU
FB_DATA_58	50+[CLOCK FREQ.] BIT 0, DEFAULT PD, 90MHZ
FB_DATA_59	50+[CLOCK FREQ.] BIT 1, DEFAULT PD, 90MHZ
FB_DATA_60	50+[CLOCK FREQ.] BIT 2, DEFAULT PD, 90MHZ
FB_DATA_61	50+[CLOCK FREQ.] BIT 3, DEFAULT PU, 90MHZ
FB_DATA_62	50+[CLOCK FREQ.] BIT 4, DEFAULT PD, 90MHZ
FB_DATA_63	50+[CLOCK FREQ.] BIT 5, DEFAULT PU, 90MHZ


SLI_SYNCIN	USED TO DETERMINE SLI HOOKUP (PU 10K)
SLI_SYNCOUT	USED TO DETERMINE SLI HOOKUP (PD 1K)
VSYN	PREVENT FLOATING INPUT DURING POWERON
HSYN	PREVENT FLOATING INPUT DURING POWERON
PCI_FIFO_STALL	PREVENT FLOATING INPUT DURING POWERON
VID_CLK_SLAVE	PREVENT FLOATING INPUT DURING POWERON

STRAPPING RESISTORS TMUS

TEX_ADDR_0_0	GENERAL PURPOSE, DEFAULT PD
TEX_ADDR_0_1	GENERAL PURPOSE, DEFAULT PU
TEX_ADDR_0_2	GENERAL PURPOSE, DEFAULT PD
TEX_ADDR_0_3	TMU ID 0, DEFAULT PD
TEX_ADDR_0_4	TMU ID 1, DEFAULT PD

This is an application example. 3dfx Interactive, Inc., bears no responsibility for any errors in drawing these schematics. Copyright 1997 3dfx Interactive, Inc. Schematics are subject to change without notice.

3DFX INTERACTIVE, INC.		
2435 FORTYFIVE DRIVE SAN JOSE, CA 95134 Copyright 1995. All Rights Reserved Company Confidential, Do Not Duplicate		
Title	VOODOO2 4440 REFERENCE DESIGN	
Size	Document Number	Rev
610-0027-02		A
Date	Wednesday, February 18, 1998	Sheet 4 of 10






This is an application example, 30K Interactive, Inc., bears no responsibility for any errors in drawing these schematics. Copyright 1997 30K Interactive, Inc. Schematics are subject to change without notice.

04 TREX0

04 TREX0
04 TREX0-REF-DESIGN-001
Copyright 1995 All Rights Reserved
Company Confidential Do Not Duplicate

VOODOO2 4440 REFERENCE DESIGN			
Rev	Document Number	Rev	Rev
1	810-0027-02	1	10

NOTE: Pins 11 and 30 are GND on Silicon Magic DRAMs. Every other DRAM manufacturer defines these pins as "true" NC, so they will not effect operation of non Silicon Magic DRAMs.



MEMORY_SCH

3D FX Interactive, Inc.

1435 Fillion Dr.

San Jose, CA 95134

Copyright 1997. All Rights Reserved

Company Confidential. Do Not Duplicate



This is an application example. 3Dfx Interactive, Inc., bears no responsibility for any errors in drawing these schematics. Copyright 1997 3Dfx Interactive, Inc. Schematics are subject to change without notice.

Doc. No.	VOODOO2 4440 REFERENCE DESIGN	Rev.	A
Size	Document Number	610-0027-02	
C	Date	Wednesday, February 18, 1998	Sheet 7 of 10

NOTE: THE SLI INTERCONNECT CABLE SWAPS SLI_SYNCIN AND SLI_SYNCOUT BETWEEN THE BOARDS. THE 1K PULLDOWN ON DAC_DATA_0 IS PART OF THE BUFFER SWAPPING MECHANISM IN SLI MODE.



NOTE: LOOKING AT THE COMPONENT SIDE OF THE BOARD, PIN 1 OF J2 IS IN THE UPPER RIGHT OF THE 17X2 HEADER.

NOTE: DAISY CHAIN ALL SLI INTERCONNECT SIGNALS FROM FBI, DAC OR QUICKSWITCH TO J1.





NOTE: PLACE R163 NEAR U1-50

NOTE: PLACE 75 OHM RESISTORS AS CLOSE AS POSSIBLE TO DAC THEN PLACE VREF CAP AND RESET RESISTOR AS CLOSE AS POSSIBLE.



NOTE: THE BUFFER FOR THE CLOCK NET MUST BE AN AC LOGIC FAMILY DEVICE. DO NOT USE ANY OTHER DEVICE SUCH AS F, ACT, ETC.




60K INACTIVE, INC.
405 FORTY-AN DRIVE
SAN JOSE, CA 95134
Copyright © 1994 by 60K
60K-0002-02


File	610-0027-02	Page	9	of	19
Doc	610-0027-02	Rev	A		

VOODOO2 4440 REFERENCE DESIGN




Voodoo2 3.3V VCC Decoupling




Memory and General Decoupling



BOARD AND ASIC FIDICIALS



AC GND RETURN CAPS



This is an application example, 3Dfx Interactive, Inc., bears no responsibility for any errors in drawing these schematics. Copyright 1997 3Dfx Interactive, Inc. Schematics are subject to change without notice.

BDEX INTERACTIVE INC.

435 FORTAN DRIVE
SAN JOSE, CA 95134
Copyright 1995. All Rights Reserved
Company Confidential. Do Not Duplicate

Title			
WOOD002 4440 REFERENCE DESIGN			
Size	Document Number		Rev
C	610-0027-02		A
Date	Wednesday February 18 1998	Sheet	10 of 10